器件名称TI

热搜:

产品SN74HCS74TI
描述

The device contains two independent D-type positive-edge-triggered flip-flops. All inputs include Schmitt triggers, allowing for slow or noisy input signals. A low level at the preset (PRE) input sets the output high. A low level at the clear (CLR) input resets the output low. Preset and clear functions are asynchronous and not dependent on the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs (Q, Q) on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the input clock (CLK) signal. Following the hold-time interval, data at the data (D) input can be changed without affecting the levels at the outputs (Q, Q).

操作查看详情点击下载购买

目录

afc40123456789ABCDEFGHIJKLMNOPQRSTUVWXYZ
制造商型号分类描述下载
Okaya Electric America, Inc.

Okaya Electric ...

AFC450V105Kpfc capacitor
Cornell Dubilier Electronics (CDE)

Cornell Dubilie...

AFC476M50G24T-F无源元器件电容器aluminum electrolytic capacitors - smd 47.0uf 50v 20%
Cornell Dubilier Electronics (CDE)

Cornell Dubilie...

AFC475M50C12B-F无源元器件电容器aluminum electrolytic capacitors - smd 4.7uf 50v 20%