器件名称:描述搜索:
产品CDCLVD2104TI
描述

The CDCLVD2104 clock buffer distributes two clock inputs (IN0, IN1) to a total of 8 pairs of differential LVDS clock outputs (OUT0, OUT7). Each buffer block consists of one input and 4 LVDS outputs. The inputs can either be LVDS, LVPECL, or LVCMOS.The CDCLVD2104 is specifically designed for driving 50-transmission lines. If the input is in single ended mode, the appropriate bias voltage (VAC_REF) should be applied to the unused negative input pin.

操作查看详情点击下载立即购买

目录

01750123456789ABCDEFGHIJKLMNOPQRSTUVWXYZ
制造商型号分类描述下载
Weidmuller

Weidmuller

0175960000连接器接线座 - Din 轨道,通道conn term block w/o spigot PA BG