器件名称:描述搜索:
产品CDCLVD2102TI
描述

The CDCLVD2102 clock buffer distributes two clock inputs (IN0, IN1) to a total of 4 pairs of differential LVDS clock outputs (OUT0, OUT3). Each buffer block consists of one input and 2 LVDS outputs. The inputs can either be LVDS, LVPECL, or LVCMOS.The CDCLVD2102 is specifically designed for driving 50-transmission lines. If driving the inputs in single ended mode, the appropriate bias voltage (VAC_REF) should be applied to the unused negative input pin.

操作查看详情点击下载立即购买

目录

01480123456789ABCDEFGHIJKLMNOPQRSTUVWXYZ
制造商型号分类描述下载
Mill-Max

Mill-Max

0148-0-15-01-30...机电产品硬件circuit board hardware - pcb 200u sn/pb over NI 30 con
Mill-Max

Mill-Max

0148-0-15-01-30...机电产品硬件circuit board hardware - pcb 200u sn/pb over NI 30 con
Mill-Max

Mill-Max

0148-0-15-15-30...机电产品硬件circuit board hardware - pcb 10u AU over NI 30 con
Mill-Max

Mill-Max

0148-0-15-80-30...机电产品硬件circuit board hardware - pcb 200u SN over NI 30 con